#ASIC Design

Implementing a Single-Layer CNN using Verilog